



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/091,698	03/05/2002	Brian N. Ripley	100202181-1	7441		
75	590 11/06/2003	EXAMI	EXAMINER			
HEWLETT-PACKARD COMPANY Intellectual Property Administration P.O. Box 272400 Fort Collins, CO 80527-2400			INOA, M	INOA, MIDYS		
			ART UNIT	PAPER NUMBER		
			2188	,		
			DATE MAILED: 11/06/2003	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)				
		10/091,698	10/091,698 BRIAN RIPLEY					
Office Action Summary		Examiner		Art Unit				
		Midys Inoa		2188				
Ti Period for R	he MAILING DATE of this communication app	ears on the cove	r sheet with the c	orrespondence addre)SS			
A SHOR' THE MAI - Extension	TENED STATUTORY PERIOD FOR REPLY LING DATE OF THIS COMMUNICATION. s of time may be available under the provisions of 37 CFR 1.13 (6) MONTHS from the mailing date of this communication.			•				
 If the period If NO period Failure to Any reply 	od for reply specified above is less than thirty (30) days, a reply od for reply is specified above, the maximum statutory period we reply within the set or extended period for reply will, by statute, received by the Office later than three months after the mailing tent term adjustment. See 37 CFR 1.704(b).	rill apply and will expire cause the application to	SIX (6) MONTHS from to become ABANDONEI	the mailing date of this comm O (35 U.S.C. § 133).	nunication.			
<u></u>	esponsive to communication(s) filed on <u>21 /</u>	Mav 2002 .						
<u> </u>	<u> </u>	is action is non-fi	inal.					
<u> </u>	ince this application is in condition for allowa			osecution as to the r	merits is			
1	osed in accordance with the practice under	•	• •		•			
	aim(s) <u>1-25</u> is/are pending in the application							
	Of the above claim(s) is/are withdraw		ation	•				
	aim(s) is/are allowed.							
<u></u>	aim(s) <u>1-19,21,22,24 and 25</u> is/are rejected.							
<u>·</u>	aim(s) <u>20 and 23</u> is/are objected to.							
8) <u></u> Cla	aim(s) are subject to restriction and/o	r election require	ment.					
Application	Papers							
9) <u></u> The	specification is objected to by the Examine	r.						
10)⊠ The	drawing(s) filed on <u>05 March 2002</u> is/are: a)⊠ accepted or b	☐ objected to by	the Examiner.				
	pplicant may not request that any objection to the	- · ·	•	` .				
	proposed drawing correction filed on			ved by the Examiner.				
	approved, corrected drawings are required in rep		tion.		,			
	oath or declaration is objected to by the Ex	amıner.						
	er 35 U.S.C. §§ 119 and 120							
	knowledgment is made of a claim for foreign	priority under 35	5 U.S.C. § 119(a))-(d) or (f).				
·	All b) Some * c) None of:							
	1. Certified copies of the priority documents have been received.							
2			7 7					
3.L * See	Copies of the certified copies of the prior application from the International But the attached detailed Office action for a list	reau (PCT Rule 1	17.2(a)).		age			
14)∏ Ackr	nowledgment is made of a claim for domestic	c priority under 3	5 U.S.C. § 119(e	e) (to a provisional ar	oplication).			
	The translation of the foreign language pro nowledgment is made of a claim for domesti	• •			·			
Attachment(s)								
2) Notice of	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO-948) on Disclosure Statement(s) (PTO-1449) Paper No(s)	4) 5) 6) 		(PTO-413) Paper No(s). Patent Application (PTO-1				
L U.S. Patent and Tradem PTOL-326 (Rev. 0		tion Summary		Part of Pa	aper No. 5			

Application/Control Number: 10/091,698

Art Unit: 2188

DETAILED ACTION

Drawings

1. The drawings filed on March 5th, 2002 have been accepted by the examiner.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 1-7 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding Claim 1, when read in context, it is not understood what is meant by the phrase "said plurality of memory locations store information and bit width of at least two of said memory locations are different". It is unclear what limitations are being identified as different.

Claims 2-7 are rejected as having the same deficiencies as the Claim they depend from.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-18, 21 are rejected under 35 U.S.C. 102(e) as being anticipated by Triece et al. (US 2003/0005254 A1).

Application/Control Number: 10/091,698

Art Unit: 2188

LY.

Regarding Claims 1, 4-5, 21-22, 24, Triece teaches a system in which a memory is addressed based on variable word width ("variable width memory"). In this system, the memory communicates with other processor components through a bus 150; this bus thus allows communication with each address in the memory ("memory locations", Page 5, paragraph 0059). It is understood that each memory location is uniquely identified by each unique memory address. Triece's system discloses basing the variable word width as a multiple of a byte width (Page 1, paragraph 0007). In addition, the system teaches a series of control devices such as instruction units and program counters (Figure 1) which directly interfage with the memory and thus control access to it as well as monitor communications between components.

Regarding Claim 2, since a memory comprises of memory addresses, it is understood that each of these memory addresses are in the same substrate as the memory.

Regarding Claim 3, it is understood that the memory of Triece's system could be a RAM.

Regarding Claim 6, since byte widths determined the word width of the memory, it is understood that if two words have the same width in the memory, then the byte widths should be the same.

Regarding Claim 7, it is understood that addressing a memory with variable word widths usually has the effect of reducing processor operations.

Regarding Claims 8-15, Triece teaches a system in which a memory is addressed based on variable word width ("variable width memory"). This is done through use of a processor fetching function and decoding such instruction based in byte/word bits and upper/lower bits ("register indicators", "data block configuration"). The control signals generated then determines if the memory will be accessed. In this system, the memory

Application/Control Number: 10/091,698

Art Unit: 2188

communicates with other processor components through a bus 150; this bus thus allows communication with each address in the memory ("memory locations", Page 5, paragraphs 0059-0062). It is understood that each memory location is uniquely identified by each unique memory address. In accessing the memory, the memory is transferring information to the processor, which has the same byte width determining the variable word width. It is understood that an access to the memory can be a store or a read. It is understood that addressing a memory with variable word widths usually has the effect of reducing processor operations

Regarding Claims 16-18, as in all memories, the variable width memory of Triece et al. has many memory locations uniquely identified by memory addresses, which could be known as external identifiers.

Regarding Claim 25, Triece et al. teaches the use of a processor fetching function and a decoder to determine of a memory will be accessed using byte/word bits and upper/lower bits ("register indicators", "data block configuration", Page 5, paragraphs 0059-0061).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Triece et al. (US 2003/0005254 A1). Triece et al. does not teach arranging width bits in a contiguous manner. It would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the width bits in a contiguous manner for easier access.

Art Unit: 2188

Allowable Subject Matter

8. Claims 20 and 23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding Claim 20, the Prior Art of Record does not teach arranging data blocks according to a communications packet configuration.

Regarding Claim 23, the Prior Art of Record does not teach storing means that returns a number of bits equal to the width of one unique memory location.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Art Unit 2188

Mano Ramanastan 11/8/03 Mano Ramanastan SUPERUSORY PATENT EDAMINER TC21N

MI